## **Claims**

We claim:

1	1. An electronic structure, comprising:
2	a substrate layer that includes a first electronic device;
3	a first insulative layer on the substrate layer;
4	a first damascene conductive wire/stud having a lower portion in the first insulative layer
5	and an upper portion above the first insulative layer;
6	a subtractive etch metallic cap on the upper portion of the first damascene conductive
7	wire/stud and in conductive contact with the first damascene conductive wire/stud;
8	a second insulative layer on the first insulative layer, wherein the second insulative layer
9	covers the subtractive etch metallic cap; and
10	a damascene conductive wiring line structure within the second insulative layer such that
11	the damascene conductive wiring line structure is above the subtractive etch metallic cap and is
12	conductively coupled to the subtractive etch metallic cap.
1	2. The electronic structure of claim 1, wherein the lower portion of the first damascene
2	conductive wire/stud is conductively coupled to a first portion of the first electronic device.
1	3. The electronic structure of claim 2, further comprising a second damascene conductive
2	wire/stud having a lower portion in the first insulative layer and an upper portion above the first
3	insulative layer, wherein the lower portion of the second damascene conductive wire/stud is
	BUR9-2000-0063-US1 20

- conductively coupled to a second portion of the first electronic device, and wherein the
  subtractive etch metallic cap is in conductive contact with the second damascene conductive
- 6 wire/stud.
- 4. The electronic structure of claim 3, wherein the first electronic device is a field effect
- 2 transistor (FET), wherein the first portion of the first electronic device includes a gate of the
- FET, and wherein the second portion of the first electronic device is selected from the group
- 4 consisting of a source of the FET and a drain of the FET.
- 5. The electronic structure of claim 2, wherein the first electronic device is selected from the
- group consisting of an MOS capacitor, a resistor, an inductor, a charged coupled device, and a
- 3 light emitting diode.
- 6. The electronic structure of claim 2, wherein the substrate layer further comprises a second
- electronic device, and wherein the electronic structure further comprises:
- a second damascene conductive wire/stud having a lower portion in the first insulative
- layer and an upper portion above the first insulative layer, wherein the lower portion of the
- second damascene conductive wire/stud is conductively coupled to the second electronic device;
- 6 and
- a damascene conductive wiring line within the second insulative layer, wherein the
- damascene conductive wiring line is above the second damascene conductive wire/stud and is
- 9 insulatively isolated from the second damascene conductive wire/stud.

- 7. The electronic structure of claim 6, further comprising a second subtractive etch metallic cap
- on the upper portion of the second damascene conductive wire/stud and in conductive contact
- with the second damascene conductive wire/stud.
- 8. The electronic structure of claim 1, wherein the substrate includes a shallow trench isolation
- 2 (STI), and wherein the lower portion of the first damascene conductive wire/stud is on the STI.
- 9. The electronic structure of claim 1, further comprising:
- a second subtractive etch metallic cap on the first insulative layer; and
- a dual damascene within the second insulative layer such that the dual damascene is
- 4 above the second subtractive etch metallic cap and is conductively coupled to the second
- 5 subtractive etch metallic cap.
- 1 10. The electronic structure of claim 1, wherein the subtractive etch metallic cap has a thickness
- between about 50 nm and about 300 nm.
- 1 11. The electronic structure of claim 1, wherein the subtractive etch metallic cap includes an
- 2 electrically conductive material selected from the group consisting of tungsten, tantalum,
- 3 titanium nitride, aluminum with copper doping, tantalum nitride, tungsten nitride, gold, silver,
- 4 platinum, copper, palladium, and combinations thereof.
- 1 12. The electronic structure of claim 1, wherein the first damascene conductive wire/stud
- 2 includes an internal seam or void oriented lengthwise within the first damascene conductive

- 3 wire/stud.
- 1 13. The electronic structure of claim 1, wherein the subtractive etch metallic cap includes a first
- electrically conductive material, and wherein the first damascene conductive wire/stud includes a
- 3 second electrically conductive material which differs from the first electrically conductive
- 4 material.
- 1 14. The electronic structure of claim 13, wherein the first electrically conductive material is
- 2 selected from the group consisting of tungsten, tantalum, titanium nitride, aluminum with copper
- doping, tantalum nitride, tungsten nitride, gold, silver, platinum, copper, palladium, alloys
- 4 thereof, and combinations thereof, and wherein the second electrically conductive material is
- selected from the group consisting of polysilicon, tungsten, aluminum, copper, tantalum, and
- 6 titanium nitride, alloys thereof, and combinations thereof.

1	13. An method for forming an electronic structure, comprising the steps of:
2	providing a substrate layer that includes a first electronic device;
3	forming a first insulative layer on the substrate layer;
4	forming a first damascene conductive wire/stud in the first insulative layer;
5 .	removing a top portion of the first insulative layer such that an upper portion of the first
6	damascene conductive wire/stud is above the first insulative layer after said removing;
7	forming a metallic capping layer on the first insulative layer such that the metallic
8	capping layer is in conductive contact with the first damascene conductive wire/stud;
9	subtractively etching a portion of the metallic capping layer to form a subtractive etch
0	metallic cap on the upper portion of the first damascene conductive wire/stud such that the
.1	subtractive etch metallic cap is in conductive contact with the first damascene conductive
2	wire/stud;
3	forming a second insulative layer on the first insulative layer, wherein the second
4	insulative layer covers the subtractive etch metallic cap; and
5	forming a damascene conductive wiring line structure within the second insulative layer
16	such that the damascene conductive wiring line structure is above the subtractive etch metallic
17	cap and conductively coupled to the subtractive etch metallic cap.
1	16. The method of claim 15, wherein the step of forming a first damascene conductive wire/stud
2	includes conductively coupling a lower portion of the first damascene conductive wire/stud to a

3

first portion of the first electronic device.

1	17. The method of claim 10, further comprising forming a second damascene conductive
2	wire/stud in the first insulative layer such that a lower portion of the second damascene
3	conductive wire/stud is conductively coupled to a second portion of the first electronic device,
4	wherein the removing step results in an upper portion of the second damascene
5	conductive wire/stud being above the first insulative layer,
6	wherein the step of forming a metallic capping layer results in the metallic capping layer
7	being in conductive contact with the second damascene conductive wire/stud, and
8	wherein the subtractively etching step results in the subtractive etch metallic cap being
9	in conductive contact with the second damascene conductive wire/stud.
1	18. The method of claim 17, wherein the first electronic device is a field effect transistor (FET),
2	wherein the first portion of the first electronic device includes a gate of the FET, and wherein the
3	second portion of the first electronic device is selected from the group consisting of a source of
4	the FET and a drain of the FET.
1	19. The method of claim 16, wherein the first electronic device is selected from the group
2	consisting of an MOS capacitor, a resistor, an inductor, a charged coupled device, and a light
3	emitting diode.
1	20. The method of claim 16, wherein the substrate layer further comprises a second electronic
2	device, and wherein forming the electronic structure further comprises:
3	forming a second damascene conductive wire/stud in the first insulative layer such that a
4	lower portion of the second damascene conductive wire/stud is conductively coupled to a portion

25

BUR9-2000-0063-US1

of the second electronic device, wherein the removing step results in an upper portion of the second damascene conductive wire/stud being above the first insulative layer, and wherein the step of forming a metallic capping layer results in the metallic capping layer being in conductive contact with the second damascene conductive wire/stud; and

forming a damascene conductive wiring line within the second insulative layer, wherein the damascene conductive wiring line is above the second damascene conductive wire/stud and is insulatively isolated from the second damascene conductive wire/stud.

- 21. The method of claim 20, wherein the subtractively etching step etches away all conductive
- 2 material of the metallic capping layer that had been in conductive contact with the second
- 3 damascene conductive wire/stud.

5

6

7

8

9

10

11

1

- 1 22. The method of claim 15, wherein the substrate includes a shallow trench isolation (STI), and
- 2 wherein the step of forming a first damascene conductive wire/stud includes forming a lower
- portion of the first damascene conductive wire/stud on the STI.
- 1 23. The method of claim 15, wherein the subtractively etching step further comprises forming a
- 2 second subtractive etch metallic cap on the first insulative layer such that the second subtractive
- etch metallic cap is insulatively isolated, and further comprising forming a dual damascene
- 4 within the second insulative layer such that the dual damascene is above the second subtractive
- 5 etch metallic cap and is conductively coupled to the second subtractive etch metallic cap.

- 1 24. The method of claim 15, wherein the metallic capping layer has a thickness between about 50
- 2 nm and about 300 nm.
- 1 25. The method of claim 15, wherein the metallic capping layer includes an electrically
- 2 conductive material selected from the group consisting of tungsten, tantalum, titanium nitride,
- aluminum with copper doping, tantalum nitride, tungsten nitride, gold, silver, platinum, copper,
- 4 palladium, and combinations thereof.
- 1 26. The method of claim 15, wherein the first damascene conductive wire/stud includes an
- 2 internal seam or void oriented lengthwise within the first damascene conductive wire/stud.
- 27. The method of claim 15, wherein the subtractively etching step includes selective etching of
- 2 the portion of the metallic capping layer with respect to the first damascene conductive wire/stud,
- 3 wherein the metallic capping layer includes a first electrically conductive material, and wherein
- 4 the first damascene conductive wire/stud includes a second electrically conductive material
- 5 which differs from the first electrically conductive material.
- 1 28. The method of claim 27, wherein the first electrically conductive material is selected from
- the group consisting of tungsten, tantalum, titanium nitride, aluminum with copper doping,
- tantalum nitride, tungsten nitride, gold, silver, platinum, copper, palladium, alloys thereof, and
- 4 combinations thereof, and wherein the second electrically conductive material is selected from
- 5 the group consisting of polysilicon, tungsten, aluminum, copper, tantalum, and titanium nitride,
- 6 alloys thereof, and combinations thereof.